# Hierarchical Hardware Architecture of Discrete Wavelet Transform For Image Compression

Khamees Khalaf Hasan<sup>1</sup>, Umi Kalthum Ngah<sup>2</sup>, Mohd Fadzli Mohd Salleh<sup>3</sup>

School of Electrical and Electronic Engineering, Universiti Sains Malaysia, Engineering Campus, 14300 Nibong Tebal, Pulau Pinang, Malaysia

Abstract: Recently images comprise a heavy part of future wireless data. Arising mobile devices and wireless sensors require algorithms that get along with the representation of the input data in a proper form for storage and transmission. One approach to diminish this problem is to eliminate redundant information from the transmitted images or frames data over the wireless channel through image compression techniques. However current software performance disregards the time and resources throughout compression and RF wireless transmission. Though, these efforts fall short of meeting real-time processing requirements. In this paper flexible hardware architecture of multi-level decomposition Discrete Wavelet Transform (DWT) has proposed for image compression application. This architecture of DWT decomposition is described and synthesized with VHDL based methodology. The design can be achieved on any targeting FPGA device with slight changes. It facilitates every size of image and any level of decomposition. In order to reduce computational complexities Haar wavelet has been used. The competed size utilization of this 2D DWT multilevel core can be used to counter severe hardware constraints of various wireless and mobile devices applications.

Keywords: 2D DWT, Linear algebra of DWT, Haar wavelet, VHDL, FPGA.

# I. INTRODUCTION

For future wireless technologies, the most significant challenges will be the requirement to process and transmit a very big volume of image data. The main restrictions in image transmission and storage applications are the memory and bandwidth usage [1]. One approach to relieve this complexity is to reduce the size of transmitted data over the wireless channel using compression techniques. These approaches focus on obtaining higher compression ratio with minimum degradation in the image quality. The most universally used image coding and decoding standard in today's world is Joint Photographic Experts Group (JPEG). However JPEG has many limitations using Discrete Cosine Transform (DCT) kernel, especially at low bit-rate applications [1] [2]. Accordingly to terminate all those limitations and to append new enhanced features. The JPEG2000 is proposed to provide a new image compression system using modern compression techniques, based on the use of wavelet technology.

DWT has traditionally been implemented by convolution method which is the earlier method of finite impulse response (FIR) filter bank structures [3]. A new approach is called the lifting scheme (LS) based on a spatial construction of the wavelet. It is very resilient scheme for its factorization that has been suggested in [4].

The wavelet based image compression performance depends to a large extent on the selection of the wavelet type [5]. The wavelet considered in this paper is the traditional Haar wavelet for simplification. The superior attributes of the Haar transform, including fast and memory efficient, since it can be calculated in place. It is exactly reversible without the edge effects that are a problem with other wavelet transforms. The technical disadvantage of the Haar wavelet is that it is not continuous, and therefore not differentiable. This property can, however, be an advantage for the analysis of signals with sudden transitions [1] [6].

The existing software compression algorithms are not applicable for mobile and wireless communication networks. These algorithms need very complex hardware requirements. Recently, the Field Programmable Gate Array (FPGA) technology presents the potential of designing high achievement systems at low cost. The main objective of this paper is the hardware description of the hierarchical architecture of Haar DWT candidate using FPGA technology [7].

This paper is organized as follows. Section two describes the related architecture implementation of DWT. Section three explains the design of wavelet transform architecture. Section four describes the performance results and the conclusions are made in section five.

#### II. RELATED WORKS

Several architectures of DWT were proposed combined lossy and lossless transform in the literature. The main goal of the work in [8], is to embed the 5/3 wavelet computation into the 9/7, in order to reduce the number of adders compared to other solutions. In [9] the proposed architecture can be reconfigured for 5/3 and 9/7 wavelet transforms. This reduces significantly the required hardware cost and power consumption of design. The architecture for 1D-DWT principle can be extended to 2D-DWT architectures in [10] is similar to the one developed in [11], [12]. The other based pyramid algorithm was developed in [15] which have the same device of the architecture in [13]. The design presents various transformations like the 1D-DWT, 2D-DWT and multi level decomposition of 5/3 DWT.

In this work, modified 2D-DWT architecture is designed based on Haar transformation technique. The proposed architecture includes reconfigurable transforms modules1D-DWT and 2D-DWT with the multi-levels resolution for the up needs without changing the design. VHDL model for the architecture description is simulated by using Altera Cyclone II 2C35 FPGA device.



Fig. 1: Hardware implementation scheme for the FDWT

#### III. DESIGN METHODOLOGIES

The scheme involves the collaborative effort of MATLAB toolbox .The different sized images in the grayscale format is originally stored in the PC. It is then stripped of its image header information using the MATLAB program to produce a raw hex file that is ready to be loaded into the embedded bank ram of the FPGA board. Quartus II software used for loading image hex file into FPGA program which produces the resulted wavelet coefficients hex data. This hex file is converted to a grayscale format image file by the MATLAB Program that is used at both input and output stages to inspect the content of the memory files. The 2D-DWT hardware architecture consists of forward DWT (FDWT) and inverse DWT (IDWT) in row-column fashion on the input image text file. Both of these modules is considered as hierarchical scheme that uses separable transforms that can be implemented using one-dimensional filters module on the rows first and then on the columns (or vice versa).

The row filter calculates the DWT of each row of the external memory image data. The column filter calculates the vertical DWT as soon as there are sufficient coefficients generated by the row filter. Then, the resulting decomposed high-pass and low-pass coefficients are stored in intermediate buffers location in external memory.

The FDWT module in which consist of adder, subtractor and right shifter is used to find out low-pass average and highpass difference component. First current and next pixel samples are given to the adder then output of adder right shifted by one to give division by two average low-pass wavelet components. The difference component is calculated by subtracting current and next pixel values with shift to right operation. The design implements a comparable code in the IDWT without shift to right operation. Hardware realization procedures for the FDWT and IDWT are depicted in Figure 1 and Figure 2.



Fig. 2: Hardware implementation scheme for the IDWT

The design is composed of three main VHDL modules have been coded to be able to implement this design. The modules are synthesizable two-dimensional DWT module, one dimensional DWT module and external memory unit designed for simulation only as illustrated in Figure 3.



Fig. 3: Block diagram for the proposed hardware architecture for the FDWT

The VHDL coding is done in such a way that the whole code is reusable if the design is to be built-in as sub modules for a larger design. Four adaptation of the design are presented each one adapted different image size. The modules perform 2D-DWT to images of size  $64\times64$ ,  $128\times128$ ,  $256\times256$ , and  $512\times512$  pixels. These modules can integrate into variety number of transformation levels, from one level to seven levels for entire image compression applications. So while implementing the algorithm in VHDL, linear equations of FDWT and IDWT is used. The Haar equations to calculate an average (L<sub>i</sub>) and a wavelet coefficient (H<sub>i</sub>) from the current and next pixel samples element in the input image data are computed by Eq(1) and Eq(2), respectively [5]:

$$L(i) = \frac{x(i) + x(i+1)}{2}$$
(1)  
$$H(i) = \frac{x(i) - x(i+1)}{2}$$
(2)

In wavelet terminology the Haar average  $(L_i)$  is calculated by the scaling function. The  $(H_i)$  coefficient is calculated by the wavelet function. The data input to the forward transform can be perfectly reconstructed using the following 3 and 4 linear algebra equations of IDWT algorithm:

$$x(i) = L(i) + H(i)$$
(3)

x(i+1) = L(i) - H(i) (4)

The 2D-DWT module is collected of 1D-DWT module which represents the central part of the design. The 1D-DWT module computes the wavelet transform coefficients of the input image pixels obtained from the external memory read process. After the computation, the high and low pass coefficients are passed to the memory at the write process. The 2D-DWT module is also responsible for generation of the address for memory reads and writes. For simulation purpose, a memory was modeled using non-synthesizable VHDL code. Memory read and writes processes are use file command which can't be synthesized to internal memory blocks of popular FPGAs. It contains entity that calculates 2-D DWT for image text data and stores results with specified location in external memory, using temporary buffer, also located in external memory. Memory unit needs to be of size twice as the image size, because two chunks of memory are required: one for input image and the other for temporary image data storage.

# IV. THE HAAR WAVELET TRANSFORM ARCHITECTURE

The Haar wavelet is the simplest type of wavelet. In discrete form, Haar wavelets are related to a mathematical operation called the Haar transform HT. The Haar transform is an earliest transform from the space domain to a local frequency domain. A HT decomposes each signal into two components, one is called average (approximation) or trend and the other is known as difference (detail) or fluctuation. The Haar transform uses Haar function for its basis as shown in Figure 4.



a- scaling function  $\varphi(t)$ 

**b-** wavelet function  $\psi(t)$ 



The Haar wavelet's mother wavelet function  $\psi(t)$  can be described as a rectangular step function:

 $1 \quad 0 \le t < 0.5,$  $\psi(t) = -1 \quad 0.5 \le t < 1,$  $0 \quad \text{otherwise}$ (5)

And its scaling function  $\varphi(t)$  can be described:

$$\varphi(t) = \begin{array}{cc} 1 & 0 \le t < 1, \\ 0 & \text{otherwise} \end{array}$$
(6)

The Haar wavelet transform is applied iteratively on an image to generate multilevel decomposition. In implementing one-level Haar wavelet transform, a recursive algorithm based on the line based architectures is used as shown in Figure 5.



Fig. 5: Block diagram of a one level 2-D DWT.

The image to be transformed is stored in a 2-D array memory. Once all the elements in a row are obtained, the 1D-DWT is performed in that particular row. During the Horizontal Pass process of row-wise 1D-DWT will divide the given image into two parts with the number of rows in each part equal to half that of the image. This matrix is again subjected to a recursive 1D-DWT, but this time column-wise during Vertical Pass process, as depicted in Figure 6.



Fig. 6: Diagrammatic flow of a forward 2-D DWT

The four subbands corresponding to the image, with the one obtained by low-pass filtering the rows and columns is referred to as the LL image; the one obtained by low-pass filtering the rows and high-pass filtering the columns is referred to as the LH image; the one obtained by high-pass filtering the rows and low-pass filtering the columns is called the HL image; and the subimage obtained by high-pass filtering the rows and columns is referred to as the HH image, as depicted in Figure 7.



(a) Original imag (b) 1D Horizontal DWT (c) 2D Fig. 7: the four subbands of forward 2-D DWT.

(c) 2D-DWT

At level *l* decomposition, 3l + 1 sub-bands are produced. A three-level Haar wavelet transform decomposes the original image into ten sub-bands (see Figure 8).



Fig. 8: Three level decomposition for 2D – DWT

# V. HARDWARE IMPLEMENTATION RESULTS AND ANALYSIS

Synthesis is performed to transform the VHDL code into logic gate level using Model Sim-Altera 6.5b as shown in Figure 9.

ModelSim ALTERA STARTI	ER EDITION 6.5b - 0	Custom Altera Versi	on													
File Edit View Compile	: Simulate Add	Wave Tools La	yout Window Help													
🗋 • 🚅 🖬 % 🚭   🐰	🛯 📾 🗠 📖 i	M 🗄 📴 🖬	*****	`_f 🛛 🕫 - 🚜 4	<b>ў 🐗   Эн</b> і	🎕   🗖 🛛		ur ur								
🥥 🛧 🖛 🖗   11f	100 ps 🔹 🗽 🖹	t 🖬 💥   🕁 Or	ው 🐏 🌆 🧐					<b>5</b> 4 31	🗗 📋 🔍 🔍	🔍 🧟 🕲						
			🐟 📾 🌌 🌌 🗍 🗶 👀	S dià 🐼 🔯   X4 ⊨X [2] [2] 🖄 🐁   Layout Simulate 🔄												
🔽 sim	× 7a H :=	😂 Objects		Wave							+ # # ×					
Instance D	Design unit Design	* Name	Value ^		Messages						<b>V</b>					
- dwt_test d	wt_test(b Archit	💽 📣 mem	{10100001} {101	/dwt_test/	lk 1											
🕘 🗾 dwtl 🛛 d	wt2d(main) Archit	🖪 🧇 adr	00000000011000		hem {A1	} {A2} {A2} {9F)	****	**********	*****	******	*******					
line129 d	wt_test(b Proce	2 dk	1		idr 0000		1 10000000000	100010	j.	00000000011000110	00000					
line 159 di	wt_test(b Proce	enable data	1	/dwt_test/	nable 1											
etandard et	tandard Packa	dump	1		ata 01		20			01						
std logic 1164 st	td logic 1 Packa	- rw	î	/dwt_test/	ump 1											
🗾 numeric_std 🛛 ni	umeric_std Packa	🚛 🔶 ctrl_sig	11	/dwt_test/	w 1 trinin 11		11									
std_logic_arith st	td_logic_a Packa	🗉 🗇 ctrl_data	0000000000000		tri data 000		000000000000000000000000000000000000000	001								
std_logic_unsigned st	td_logic_u Packa	🧇 ready	• -	/dwt_test/	eady 0											
textio te	extio Packa	reset	<b>`</b>	<pre>/dwt_test/</pre>												
std_logic_textio st	td_logic_t Packa															
constantpkg co	onstantpkg Packa	Processes (Active	e) ** 🖻 🗙													
		▼ Name	Type (filtered)													
		Ine159	VHDL Process													
											-					
				21 mm (1)	Now	99166500 ps	165600 mm		00166000 m		166400 m					
	•				Cursor 1	0 ps	stoboops				100400 ps					
Library Memory 22:	sim A	• 1				► F	4									
Transcript		<u> </u>	<u> </u>								1 1 1 1 ×					
a Time: 99166500 pa	Tteration: 0	Process: (dut	test/line 159 File:	C:/alters/91/m	artus/Neer r	motect /dut 2	d th add				- <u></u>					
· Break in Process lin	ne159 at C:/a	ltera/91/quartu	s/Haar_project/dwt2d_t	b.vhd line 180		Logeot/dwoz	a_asa									

Fig. 9: Model Sim-Altera 6.5b results

The physical hardware layout is generated using (Quartus II 9.1) Web Edition synthesis tools. It is a great design approach to take the VHDL code as a basis and translate it automatically into a net list. After synthesis, RTL views and Technology views have been achieved. One sample Technology view is given in Figure 10. The achieved system period = 20 ns. In term of slices number, ours design requires only 722 slices compared to the 1835 slices for the [13] work, 11765 slices, 4720 slices, 7726 slices, and 2646 slices for the [14] [15] [16] and [17] works respectively.



Fig. 10: Register Transfer Level (RTL)

After simulating the VHDL integrated module in order to extract image we have taken help of MATLAB. Figure 11 shows the final compressed image by using VHDL.



Fig. 11: VHDL code multi-level FDWT results

The inverse wavelet transform of the calculated DWT coefficients, gives a transformed image which will be as same as the original applied image with same number of coefficients. In order to compare these results we will do comparison between Matlab converted test data hex image and IDWT result by using VHDL as shown in Figures 12 and 13.

🕸 dwt2d.vho	4	🕸 TestData.txt																																
	1	A1	A1	A2	A2	A3	A2	AO	9E	9E	9F	9D	9C	9D	9C	9A	9C	9C	9E	A1	A4	<b>A</b> 7	A9	AC	AE	AD	Α9	Α7	A2	9B	91	80	6E	
	2	A1	A1	A1	A2	A2	A0	9E	9D	9C	9E	9C	9B	9C	9B	9A	9C	9B	9E	A1	Α4	A7	A9	AC	AD	AD	AA	Α7	A1	99	8F	7F	6E	
	3	A1	A1	A1	<b>A</b> 0	A0	9F	9D	9B	9B	9C	9B	9A	9C	9B	9A	9C	9A	9D	<b>A</b> 0	Α4	Α7	Α9	AB	AD	AD	AB	Α7	<b>A</b> 0	96	8C	7E	6E	
	4	9F	9F	9F	9F	9F	9E	9C	9B	9A	9C	9A	99	9B	9A	99	9B	99	9C	AO	Α4	Α7	AA	AC	AD	AD	AB	Α7	9F	93	89	7C	6E	
賃賃	5	9D	9D	9D	9D	9E	9E	9D	9C	9B	9D	9A	99	9A	99	97	99	98	9C	<b>A</b> 0	Α5	A8	AA	AC	AD	AC	Α9	Α6	9D	90	86	7A	6D	
4 94	6	9C	9C	9C	9C	9D	9D	9D	9C	9C	9D	9B	99	9B	99	98	99	9A	9D	A2	A6	A9	AA	AB	AB	AA	Α7	Α4	9B	8F	86	7A	6C	
	7	9D	9C	9C	9C	9C	9C	9C	9B	9C	9D	9B	9A	9B	9A	99	9B	9D	A0	Α4	<b>A</b> 8	Α9	Α9	Α9	<b>A</b> 8	<b>A</b> 8	Α5	A1	9A	8F	86	7 <b>A</b>	6C	
76 76	8	9D	9D	9C	9C	9C	9C	9B	9A	9B	9D	9B	9A	9C	9B	9A	9C	<b>A</b> 0	A3	Α6	Α9	Α9	A8	Α7	Α6	Α7	Α4	<b>A</b> 0	99	90	87	7A	6B	
	9	9D	9C	9C	9C	9D	9D	9D	9C	9B	9C	9C	9B	99	99	9D	A1	Α4	A6	<b>A</b> 8	Α7	Α7	Α7	Α6	Α4	Α5	Α2	9E	97	8E	87	79	68	
	10	9C	9C	9B	9C	9D	9D	9D	9D	9D	9E	9D	9B	99	9A	9D	A1	Α5	A6	Α7	Α7	<b>A</b> 7	Α7	Α5	A3	Α4	A2	9E	97	8F	89	7D	6E	
	11	9B	9B	9B	9C	9D	9D	9D	9D	9F	9F	9E	9B	99	9A	9E	A1	Α6	A6	Α6	Α5	A6	A6	Α4	A1	A3	A1	9E	97	90	8B	81	72	
	12	9B	9B	9B	9C	9D	9E	9E	9E	9F	9F	9D	9B	9A	9B	9F	A3	Α7	Α7	Α5	Α4	Α5	Α5	A3	9F	A1	A0	9E	98	90	8B	7F	70	
267 ab/	13	9B	9B	9B	9C	9D	9E	9E	9E	9E	9D	9C	9B	9B	9E	A2	Α5	Α7	Α7	Α5	A3	A3	A3	A1	9E	<b>A</b> 0	<b>A</b> 0	9F	99	90	88	7B	6A	
268	14	9D	9C	9C	9D	9E	9F	9F	9E	9D	9D	9D	9D	9E	A1	Α5	Α7	Α7	<b>A</b> 8	Α6	A3	A1	A0	A0	9E	A0	A1	A1	9A	90	87	78	67	
	15	9E	9D	9D	9E	9F	9F	9F	9E	9E	9E	9F	A0	A2	A5	<b>A</b> 7	Α9	Α7	<b>A</b> 8	Α7	A3	9F	9E	9E	9E	A1	A2	A2	9B	91	88	79	68	
·= 12	16	9F	9E	9E	9E	9F	9F	9F	9E	AO	<b>A</b> 0	A1	A3	Α4	A7	A9	AA	<b>A</b> 7	A8	A8	A3	9E	9D	9D	9E	A2	A3	A2	9C	92	89	7C	6C	
2.2	17	05	٥D	00	00	01	05	05	05	71	70	71	7.0	76	70	70	70	70	70	77	7.7	70	70	05	٥D	20	71	20	00	00	••	70	2D 	
			_											_	_														_	_				

Fig. 12: Results of test hex data of Lena image.

🕸 dwt2d.vho	1	🥹/idwt2dHaar/IDWTResult.txt															🕸 TestData.txt																	
	1	A1	A1	A2	A2	Α4	A2	A1	9F	AO	9E	9F	9D	9F	9D	9A	9C	9C	9E	A2	A4	Α7	A9	AD	AD	AE	AA	A9	A3	9B	91	80	6E	~
	2	A1	A1	A2	A2	A2	AO	9F	9D	9C	9E	9D	9B	9D	9B	9A	9C	9C	9E	A2	Α4	<b>A</b> 7	A9	AD	AD	AE	AA	A7	A1	99	8F	80	6E	
M 🕼 📅	3	A1	<b>A1</b>	A3	9F	A2	A0	9D	9B	9E	9C	9D	9B	9E	9C	9B	9D	9C	9E	A0	Α4	<b>A</b> 8	AA	AD	AD	AD	AB	A9	A1	97	8D	80	6E	
<u> </u>	4	9F	9F	9F	9F	A0	9E	9D	9B	9A	9C	9B	99	9C	9A	99	9B	9A	9C	AO	Α4	<b>A</b> 8	AA	AD	AD	AD	AB	Α7	9F	93	89	7C	6E	
賃賃	5	9E	9E	9E	9E	9F	9F	9E	9C	9D	9D	9B	99	9B	99	99	99	99	9B	A2	Α6	AA	AA	AD	AD	AD	Α9	Α7	9D	90	86	7C	6E	
	6	9C	9C	9C	9C	9D	9D	9E	9C	9D	9D	9B	99	9B	99	99	99	9B	9D	A2	A6	AA	AA	AB	AB	AB	Α7	<b>A</b> 5	9B	90	86	7A	6C	
	7	9F	9B	9C	9C	9C	9C	9E	9C	9F	9D	9C	9A	9D	9B	9A	9C	9F	A1	Α5	Α7	AA	<b>A</b> 8	AA	<b>A</b> 8	AA	Α6	<b>A</b> 3	9B	91	87	7B	6B	
<b>% %</b>	8	9D	9D	9C	9C	9C	9C	9C	9A	9B	9D	9C	9A	9D	9B	9A	9C	A1	A3	Α7	Α9	AA	<b>A</b> 8	<b>A</b> 8	Α6	A8	Α4	A1	99	91	87	7B	6B	
	9	A0	9C	9C	9C	9D	9D	9F	9B	9C	9C	9D	9B	9A	9A	9D	A1	Α6	Α6	AB	Α7	Α7	Α7	Α7	Α5	A8	Α2	9F	97	91	87	7C	68	
	10	9C	9C	9C	9C	9D	9D	9D	9D	9E	9E	9D	9B	9A	9A	9D	A1	Α6	Α6	Α7	Α7	Α7	Α7	Α5	Α3	Α4	A2	9F	97	8F	89	7E	6E	
	11	9B	9B	9C	9C	9E	9E	9E	9E	9F	9F	A1	9B	9B	9B	A1	<b>A1</b>	Α7	Α7	<b>A</b> 8	A6	Α7	Α7	Α5	A1	Α4	A2	<b>A</b> 0	96	91	8B	82	72	
<u>™</u>	12	9B	9B	9C	9C	9E	9E	9E	9E	9F	9F	9D	9B	9B	9B	9F	Α3	Α7	Α7	A6	Α4	Α5	Α5	Α3	9F	A2	A0	9E	98	91	8B	80	70	
267 368 ab/	13	9C	9A	9D	9D	9F	9F	<b>A</b> 0	9E	A1	9D	9F	9B	9D	9F	Α3	Α5	A8	<b>A</b> 8	Α7	A3	Α4	A2	Α4	9E	A1	A1	<b>A</b> 0	98	91	87	7D	6B	
200	14	9E	9C	9D	9D	9F	9F	<b>A</b> 0	9E	9D	9D	9D	9D	9F	A1	Α5	Α7	A8	<b>A</b> 8	Α7	A3	Α2	<b>A</b> 0	<b>A</b> 0	9E	A1	A1	A2	9A	91	87	79	67	
	15	A0	9E	9E	9E	9F	9F	AO	9E	9E	9E	A1	9F	A3	Α5	<b>A</b> 8	<b>A</b> 8	<b>A</b> 8	<b>A</b> 8	Α9	A3	A1	9F	9E	9E	A3	A3	Α4	9A	93	89	7C	68	
·= •2.	16	A0	9E	9E	9E	9F	9F	<b>A</b> 0	9E	<b>A</b> 0	<b>A</b> 0	A1	Α3	Α5	Α7	AA	AA	<b>A</b> 8	<b>A</b> 8	Α9	Α3	9F	9D	9E	9E	Α3	Α3	A2	9C	93	89	7C	6C	
	17	0.5	0D	٥n	٥n	<b>1</b> 	05	70	10	7.4	20	7.7	7.4	77	77	70	77	70	70	70	7.7	20	20	٥٣	٥D	71	71	10	07	00	••	70	2D 	
		_	_		_	_		_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	

Fig. 13: VHDL program IDWT results of Lena image.

The number of clock cycles required for various levels of computation starting from the DWT start time until the ready signal is reached. Obviously expanding the number of levels increases the number of clock cycles required for performing the tasks. These tasks include all the necessary computations for the different sized original Lena image as shown in Figures 14 and 15.



Fig. 14: The number of clock cycles required for FDWT computations tasks

The hardware is designed to be integrated as an extension to custom-computing platform and can be used to accelerate multimedia applications as WSN image transfer.



Fig. 15: Computation time required for DWT tasks

Figure 16 shows the difference between software (SW) and hardware (HW) execution time, SW is ten times slower than the HW execution time used in 128×128 pixels of Lena image codec.



Fig. 16: Computation time required for HW and SW comparison

#### VI. CONCLUSIONS

This work concentrates on the simple and fast 'Haar' implementation of DWT (FDWT and IDWT) algorithm using VHDL. To reduce the complexity and increase computation speed, linear algebra equations of DWT algorithm are used. The module performs 2D DWT to images of different size pixels. This VHDL code was also synthesized to achieve the gate level architecture of the design which is ready to be executed in hardware environment. Synthesis process showed that the three versions is similar in the maximum frequency and the used slice of the target device, while the difference comes out in the number of clock cycles required for coding. In addition to image size, number of clock cycles is also dependent on the number of levels required. From the satisfactory simulation results we can conclude that algorithm works properly. We have found that higher decomposition is expected to cause higher compression ratio. The feasible physical layout of this design helps the hardware module to implement in many portable and embedded applications. While the changeable level of transformation and its reliable performance makes the design realistic to a wider range of applications such as mobile devices and wireless sensors.

#### ACKNOWLEDGEMENT

The authors wish to express their sincerest gratitude to the Electrical Engineering Department, University of Tikrit for giving an opportunity to work on this paper and for Engineering College contribution.

#### REFERENCES

- [1] Dr.B Eswara Reddy and K Venkata Narayana "A Lossless Image compression using Traditional and Lifting Based scheme", Signal & Image Processing : An International Journal (SIPIJ) Vol.3, No.2, April 2012, PP. 213-222
- [2] T. Srisooksai, K. Keamarungsi, P. Lamsrichan, and K. Araki, Practical data compression in wireless sensor networks: A survey, Journal of Network and Computer Applications, vol. 35, 2011, pp. 37-59.
- [3] S. Mallat, "A theory for multiresolution signal decomposition: The wavelet representation," IEEE transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, pp. 674–693, 1989.
- [4] Daubechies and W. Sweldens, Factoring wavelet transforms into lifting steps Fourier Analysis and Applications, vol. 4, No.3, pp. 247–269, May 1998.
- [5] Hasan, K. K., Ngah, U. K., & Salleh, M. F. M. (2012, 23-25 Nov. 2012). The most proper wavelet filters in lowcomplexity and an embedded hierarchical image compression structures for wireless sensor network implementation requirements. Paper presented at the 2012 IEEE International Conference on Control System, Computing and Engineering (ICCSCE).
- [6] Grasemann, U., & Miikkulainen, R. (2005, June). Effective image compression using evolved wavelets. In Proceedings of the 2005 conference on Genetic and evolutionary computation (pp. 1961-1968). ACM.
- [7] Nibouche, M., Bouridane, A., Murtagh, F., & Nibouche, O. (2001, January). FPGA-based discrete wavelet transforms system. In Field-Programmable Logic and Applications (pp. 607-612). Springer Berlin Heidelberg.
- [8] M. Martina and G. Masera "Multiplierless, Folded 9/7-5/3 Wavelet VLSI Architecture" IEEE Transactions on Circuits and Systems- II:Express Briefs, vol.54 N°. 9, September 2007.
- [9] X. Chengyi, T. Jinwen and L. Jian "Low complexity reconfigurable architecture for the 5/3 and 9/7 discrete wavelet transform" Journal of Systems Engineering and Electronics vol. 17 N° 2, pp. 303-308, 2006.
- [10] R.J.C. Palero, R.G. Gironés and A.S. Cortes "A Novel FPGA Architecture of a 2-D Wavelet Transform" Journal of VLSI Signal Processing 42, 273-284, August 4, 2005.
- [11] P.C. Wu and L.G. Chen "An efficient architecture for two-dimensional discrete wavelet transform" IEEE Transaction on Circuit and Systems and Systems for Video Technology, Volume 11, N° 4, April 2001, Pages 536-545.
- [12] J. Jyotheswar and S. Mahapatra "Efficient FPGA implementation of DWT and modified SPIHT for lossless image compression" Journal of Systems Architecture 53, 369-378, 19 January 2007.

- [13] Dia, D., Zeghid, M., Saidani, T., Atri, M., Bouallegue, B., Machhout, M., & Tourki, R. (2009). Multi-level discrete wavelet transforms architecture design. In Proceedings of the World Congress on Engineering (Vol. 1).
- [14] Palero, R. J. C., Gironés, R. G., & Cortes, A. S. (2006). A novel FPGA architecture of a 2-D wavelet transform. The Journal of VLSI Signal Processing,42(3), 273-284.
- [15] Benkrid, A., Benkrid, K., & Crookes, D. (2003, April). Design and implementation of a generic 2D orthogonal discrete wavelet transform on FPGA. In Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on (pp. 162-172). IEEE.
- [16] Acharya, T., & Chakrabarti, C. (2006). A survey on lifting-based discrete wavelet transform architectures. The Journal of VLSI Signal Processing, 42(3), 321-339.
- [17] Angelopoulou, M. E., Masselos, K., Cheung, P. Y., & Andreopoulos, Y. (2008). Implementation and comparison of the 5/3 lifting 2D discrete wavelet transform computation schedules on FPGAs. Journal of Signal Processing Systems,51(1), 3-21.

#### **Author's Profile:**



Khamees Khalaf Hasan, received the B.Sc. and M.Sc. degrees in electrical engineering and in Communication Engineering from University Of Technology (U.O.T) Baghdad, Iraq in 1985 and 2005, respectively. He is currently working toward the Ph.D. degree in the School of Electrical and Electronic Engineering, Universiti Sains Malaysia (USM). His major research interests include video and image coding in wireless sensor networks.



Associate Professor Dr. Umi Kalthum Ngah, (B.Sc. (Hons) Sheffield, M.Sc. (USM), Ph.D (USM)) was born in Penang, Malaysia on the 11th of February 1959. She received her B.Sc. (Hons.) in Comp. Sc. from the University of Sheffield in 1981. In 1995, she received her M.Sc. in Electronic Engineering (majoring in Image Processing and Knowledge Based Systems) from Universiti Sains Malaysia (USM) and then pursued further degree at the same university where she received her Ph.D. in the same area in the year 2007. She has been with USM since the year 1981, starting her career as a tutor. At the present moment, she is attached to the School of Electrical and Electronic Engineering, USM Engineering

Campus. Her current research interests include image processing particularly medical imaging, knowledge based and artificial intelligence systems and biomedical engineering focusing on intelligent diagnostic systems. Her work has been published in numerous international and national journals, chapters in books, international and national proceedings.



Associate Professor Dr.Mohd Fadzli, Mohd Salleh, was born in Bagan Serai, Perak, Malaysia.He received his B.Sc. degree in Electrical Engineering from Polytechnic University, Brooklyn, New York, U.S., in 1995. He was then a Software Engineer at MOTOROLA Penang, Malaysia, in R&D Department until July 2001. He obtained his M.Sc. degree in Communication Engineering from UMIST, Manchester, U.K., in 2002. He completed his Ph.D. degree in image and video coding for mobile applications, in June 2006 from the Institute for Communications and Signal Processing (ICSP), University of Strathclyde, Glasgow, U.K. Currently, he is a senior lecturer in the School of Electrical

and Electronic Engineering, Universiti Sains Malaysia.